

Description

CHECKSUM GENERATION APPARATUS AND METHOD THEREOF

Technical Field

- [1] The present invention relates to data processing, and more particularly, to a checksum generation apparatus and a method thereof used to determine whether data is transmitted and received without its errors.

Background Art

- [2] A checksum calculation is to count bit number in a transmission unit of data in order to determine whether received data has the same bit number as data transmitted by a transmitter. If a checksum calculated by a receiver matches a checksum transmitted by the transmitter, it is determined that the data is received without its errors. Checksum calculation and determination are performed in a transmission control protocol (TCP) and a user datagram protocol (UDP) of internet protocols.
- [3] The checksum calculation is one of the most important data processing in the internet protocols. In addition, it is necessary to calculate the checksum at a high speed. A conventional checksum calculation method has a problem that its calculation speed is too low since its adder processes data in units of 16 bits.

Disclosure of Invention

Technical Solution

- [4] The present invention provides a checksum generation apparatus and a method thereof capable of improving a checksum calculation speed by performing an addition in units of 32 bits or more and converting an addition result to a 16-bit checksum.

Advantageous Effects

- [5] According to the present invention, it is possible to increase a checksum calculation speed by not dividing input data. In particular, when the checksum generation apparatus is implemented in an ASIC device, it is possible to increase a calculation speed of a checksum generation apparatus by using 32-bit or 64-bit adder in a library of the ASIC device.

Description of Drawings

- [6] FIG. 1 is a view for explaining a method of generating a checksum;
- [7] FIG. 2 is a block diagram illustrating a checksum generation apparatus according to an embodiment of the present invention;
- [8] FIG. 3 is a detailed block diagram illustrating a checksum generation apparatus

using a 32-bit adder;

[9] FIG. 4 is a detailed block diagram illustrating a checksum generation apparatus using a 64-bit adder;

[10] FIG. 5A is a view illustrating a TCP segment format;

[11] FIG. 5B is a view illustrating a pseudo header format; and

[12] FIG. 6 is a flowchart illustrating a method of generating a checksum according to an embodiment of the present invention.

Best Mode

[13] According to an aspect of the present invention, there is provided a checksum generation apparatus, comprising: a control unit which, in response to information on a predetermined length, outputs a control signal when an amount of data corresponding to the predetermined length is received; an addition unit which receives data, performs an addition on the received data, and in response to the control signal, outputs an addition result; and a conversion unit which converts the addition result to a checksum.

[14] It is preferable that the addition unit receive data in units of 32 bits plus (an integer X 16 bits) and perform an addition on the received data.

[15] In addition, it is preferable that the conversion unit divide the addition result into a sum and a carry, partition the sum into 16-bit segments, and add the 16-bit segments to the carry, thereby obtaining a final sum.

[16] In addition, it is preferable that the conversion unit comprise: a partial sum addition unit for excluding a carry from the addition result, partitioning a carry-excluded addition result into 16-bit segments, adding the 16-bit segments, thereby obtaining a partial sum; a first adder for adding the carry to the partial sum; a second adder for adding an addition result of the first adder and a carry occurring in the addition result; and a complement calculator for outputting a 1's complement value of the addition result of the second adder.

[17] According to another aspect of the present invention, there is provided a method of generating a checksum, the method comprising the steps of: (a) adding input data until a predetermined control signal is received; (b) outputting a sum and a carry obtained from the addition result when the control signal is received; and (c) adding the sum and the carry and converting the addition result to a checksum.

[18] In addition, it is preferable that, in the step (a), data be received in units of 32 bits plus (an integer X 16 bits) and an addition be performed on the received data.

[19] In addition, it is preferable that, the step (b) further comprises the steps of: (b1) adding the received data in units of 32 bits plus (an integer X 16 bits); and (b2) adding

carries generated in the step (b1).

[20] In addition, it is preferable that, the step (c) further comprise the steps of: (c1) excluding a carry from the addition result, partitioning a carry-excluded addition result into 16-bit segments, adding the 16-bit segments, thereby obtaining a partial sum; (c2) adding the carry to the partial sum; (c3) adding an addition result of the step (c2) and a carry occurring in the addition result; and (c4) outputting a 1's complement value of the addition result of the step (c3).

[21] According to still another aspect of the present invention, there is provided a computer-readable storage medium where a program executed by a computer is stored, the program comprising the aforementioned method.

Mode for Invention

[22] The present invention and operational advantages thereof can be fully understood by referring to the accompanying drawings and explanations thereof.

[23] Now, exemplary embodiments of the present invention will be described with reference to the accompanying drawings to explain the present invention in detail. In the drawings, the same reference numerals indicate the same elements.

[24] FIG. 1 is a view for explaining a method of generating a checksum.

[25] A 16-bit adder is used for the method of generating the checksum. Firstly, data (0001 f203 f4f5 f6f7) is divided into 16-bit data segments and a first addition is performed on the 16-bit data segments. That is, the first addition is $0001 + f203 + f4f5 + f6f7$. The first addition value Sum1 is 2dff0. Since the 16-bit adder is used, a carry of the first addition value Sum 1 is 2. In a second addition, the carry of the first addition value Sum1 is added back to the 16-bit adder to obtain a second addition value Sum2, that is, a final value: $2 + dff0 = dff2$. The checksum is obtained by performing a 1's complement operation on the final value dff2. Therefore, the checksum is 220d. The checksum calculation is disclosed in the RFC1071 document in detail.

[26] FIG. 2 is a block diagram illustrating a checksum generation apparatus according to an embodiment of the present invention.

[27] A checksum generation apparatus comprises an addition unit 210, a control unit 220, and a conversion unit 230. Data in units of a 32-bit or 64-bit segment is input to the addition unit 210. In some cases, the data may be input in units of more than 64-bit segment. The addition unit 210 may be constructed with a 32-bit or 64-bit adder. Moreover, the addition unit 210 may be constructed with an 80-bit, 96-bit, or 128-bit adder. In the present invention, the input data is not divided into 16-bit data segments but added as it is. In response to information on a predetermined input data length, the

control unit 220 determines whether the input data corresponding to the input data length is received and accumulated. When the input data corresponding to the length is received, the control unit 220 outputs a control signal to the addition unit 210. In response to the control signal, the addition unit 210 outputs its addition value to the conversion unit 230. The conversion unit 230 converts the addition value to a 16-bit checksum and outputs the checksum.

[28] The addition unit 210 accumulates and adds the input data to obtain a partial sum until the control signal is received from the control unit 220. A carry addition is separately performed. In consideration of a maximum value of the carry, a result of the carry addition, that is, a carry sum, is stored in units of 10 bits. When the control signal is received from the control unit 220, the partial and carry sums are output to the conversion unit 230. The conversion unit 230 divides the partial sum in 16-bit segments and adds the 16-bit segments. The result of the addition is added back to the carry sum to obtain the final sum. The conversion unit 230 outputs a 1's complement value of the final sum. For example, assuming that the addition unit 210 performs the addition in units of 32 bits and the partial sum is a 32-bit value, the conversion unit 230 obtains the final sum by adding higher 16 bits and lower 16 bits of the 32-bit partial sum to the carry. In addition, assuming that the addition unit 210 performs the addition in units of 64 bits and the partial sum is a 64-bit value, the conversion unit 230 obtains the final sum by adding most significant 16 bits, higher 16 bits, and lower 16 bits, and least significant 16 bit of the 64-bit partial sum to the carry.

[29] FIG. 3 is a detailed block diagram illustrating a checksum generation apparatus using a 32-bit adder.

[30] An addition unit 210 comprises a 32-bit adder 305 and a carry adder 310. The 32-bit adder 305 adds input data, and the carry adder 310 adds carries. The conversion unit 230 comprises a partition adder 315, a first adder 320, and a second adder 325, and a complement calculator 330. The partition adder 315 partitions 32-bit data into high 16-bit data segment and low 16-bit data segment and adds the 16-bit data segments. The addition result is added back to a carry output from the carry adder in the first adder 320. The second adder adds an addition result of the first adder 320 310 to the carries and outputs a final sum, which has a 16 bit value. The complement calculator 330 outputs a 1's complement value of the final sum.

[31] FIG. 4 is a detailed block diagram illustrating a checksum generation apparatus using a 64-bit adder.

[32] An addition unit 210 comprises a 64-bit adder 405 and a carry adder 410. The 32-bit

adder 405 adds input data, and the carry adder 410 adds carries. The conversion unit 230 comprises a partition adder 415, a first adder 420, and a second adder 425, and a complement calculator 430. The partition adder 415 partitions 62-bit data into four 16-bit data segments and adds the four 16-bit data segments. The other components are the same as the 32-bit adder.

[33] The checksum calculation described above can be employed to any protocols such as protocols IP, TCP, and UDP. Now, a checksum calculation employed in the protocol TCP will be described in detail with reference to FIGS. 5A and 5B.

[34] FIG. 5A is a view illustrating a TCP segment format.

[35] The TCP segment has a TCP header 510 and a TCP payload 520. The TCP header 510 has a checksum field where a checksum is entered. A pseudo header is needed in order to calculate the checksum in a protocol TCP. Other fields in the TCP segment are well known to the skilled, so their detailed descriptions are omitted.

[36] FIG. 5B is a view illustrating a pseudo header format.

[37] A pseudo header comprises a source IP address, a destination IP address, padding, a protocol number, a TCP packet length. The pseudo header is not really transmitted but used to calculate a checksum of a TCP packet. End portion of data has a value of 0 by a padding operation in order that the data length is a multiple of 16 bits. A checksum field of the TCP header has a value of 1. An addition is performed in units of 16 bits. A 1's complement of the addition result is entered into the checksum field. When receiving TCP segments, the receiver obtains an IP address from an IP header, produces a TCP pseudo header, and calculates a checksum.

[38] FIG. 6 is a flowchart illustrating a method of generating a checksum according to an embodiment of the present invention.

[39] The input data is not divided into 16-bit data segments but added as it is (S610). Carries occurring in addition results are separately added together. The addition result of the carries is stored in units of 10 bits in consideration of a maximum value of the carries. It is determined whether the input data corresponding to the input data length is received and accumulated (S620). Until the input data corresponding to the length is received, the input data is added. The addition result is converted to a 16-bit value (S630). A 1's complement of the 16-bit value is output (S640).

[40] Now, the step S630 in a case where the input data has a 16-bit value will be described in detail. The addition result and its carry are indicated by Sum1 and Carry1, respectively. Therefore, $\text{Temp1} = (16\text{-bit MSB of Sum1}) + (16\text{-bit LSB of Sum1}) + \text{Carry1}$. If a carry of Temp1 is indicated by Carry2, $\text{Temp2} = (\text{Temp1}) + (\text{Carry2})$. The

value Temp1 becomes a 16-bit final value. In a case where the input data has a 64-bit value, the value Temp1 is obtained by adding four 16-bit segments and a carry. The value Temp2 is obtained by the same calculation as described above.

- [41] The above described method of generating a checksum can be implemented with a program. Codes and code segments constituting the program can be easily deduced by the skilled in the art. In addition, the program is stored in a computer-readable storage medium. The program is read and executed by a computer. The computer-readable storage medium includes a magnetic storage medium, an optical storage medium, and a carrier wave medium.

Claims

- [1] 1. A checksum generation apparatus, comprising:
a control unit which, in response to information on a predetermined length, outputs a control signal when an amount of data corresponding to the predetermined length is received;
an addition unit which receives data, performs an addition on the received data, and in response to the control signal, outputs an addition result; and
a conversion unit which converts the addition result to a checksum.
- [2] 2. The checksum generation apparatus according to claim 1, wherein the checksum has a value of 16 bits.
- [3] 3. The checksum generation apparatus according to claim 1, wherein the addition unit receives data in units of 32 bits plus (an integer X 16 bits) and performs an addition on the received data.
- [4] 4. The checksum generation apparatus according to claim 1, wherein the conversion unit divides the addition result into a sum and a carry, partitions the sum into 16-bit segments, and adds the 16-bit segments to the carry, thereby obtaining a final sum.
- [5] 5. The checksum generation apparatus according to claim 4, wherein, when a carry occurs in the final sum, the conversion unit excludes the carry from the final sum and adds the carry to the carry-excluded final sum, thereby outputting a carry-added final sum.
- [6] 6. The checksum generation apparatus according to claim 5, wherein the conversion unit outputs a 1's complement value of the carry-added final sum as a 16-bit checksum.
- [7] 7. The checksum generation apparatus according to claim 1, wherein the addition unit comprises:
an adder for adding the received data in units of 32 bits plus (an integer X 16 bits); and
a carry adder for adding carries generated in the adder.
- [8] 8. The checksum generation apparatus according to claim 1, wherein the conversion unit comprises:
a partial sum addition unit for excluding a carry from the addition result, partitioning a carry-excluded addition result into 16-bit segments, adding the 16-bit segments, thereby obtaining a partial sum;

a first ~~adder~~ for ~~adding~~ the carry to the partial sum;
a second ~~adder~~ for ~~adding~~ an ~~addition~~ result of the first ~~adder~~ and a carry occurring in the ~~addition~~ result; and
a complement calculator for outputting a 1's complement value of the ~~addition~~ result of the second ~~adder~~.

- [9] 9. A method of generating a checksum, the method comprising the steps of:
(a) ~~adding~~ input data until a predetermined control signal is received;
(b) outputting a sum and a carry obtained from the ~~addition~~ result when the control signal is received; and
(c) ~~adding~~ the sum and the carry and converting the ~~addition~~ result to a checksum.
- [10] 10. The method of generating a checksum according to claim 9, wherein the checksum has a value of 16 bits.
- [11] 11. The method of generating a checksum according to claim 9, wherein the control signal is output when an amount of data corresponding to input data length information is received.
- [12] 12. The method of generating a checksum according to claim 9, wherein, in the step (a), data is received in units of 32 bits plus (an integer X 16 bits) and an ~~addition~~ is performed on the received data.
- [13] 13. The method of generating a checksum according to claim 9, wherein, in the step (c), the ~~addition~~ result is divided into a sum and a carry, the sum is partitioned into 16-bit segments, and the 16-bit segments are ~~added~~ to the carry, thereby a final sum being obtained.
- [14] 14. The method of generating a checksum according to claim 13, wherein, when a carry occurs in the final sum, in the step (c), the carry is excluded from the final sum and ~~added~~ to the carry-excluded final sum, thereby a carry-~~added~~ final sum being output.
- [15] 15. The method of generating a checksum according to claim 14, wherein, in the step (c), a 1's complement value of the carry-~~added~~ final sum is output as a 16-bit checksum.
- [16] 16. The method of generating a checksum according to claim 9, wherein the step (b) further comprises the steps of:
(b1) ~~adding~~ the received data in units of 32 bits plus (an integer X 16 bits); and
(b2) ~~adding~~ carries generated in the step (b1).
- [17] 17. The method of generating a checksum according to claim 9, wherein the step

(c) further comprises the steps of:

(c1) excluding a carry from the addition result, partitioning a carry-excluded addition result into 16-bit segments, adding the 16-bit segments, thereby obtaining a partial sum;

(c2) adding the carry to the partial sum;

(c3) adding an addition result of the step (c2) and a carry occurring in the addition result; and

(c4) outputting a 1's complement value of the addition result of the step (c3).

[18]

18. A computer-readable storage medium where a program executed by a computer is stored, the program comprising a method of generating a checksum, wherein the method comprises the steps of:

(a) adding input data until a predetermined control signal is received;

(b) outputting a sum and a carry obtained from the addition result when the control signal is received; and

(c) adding the sum and the carry and converting the addition result to a checksum.

FIG. 1

Byte 0/1: 0001

Byte 2/3: f203

Byte 4/5: f4f5

Byte 6/7: f6f7

Sum1: 2 d d f o

Sum2: Carry + Sum1

Final: ddf2

checksum: 220d

FIG. 2




FIG. 4




FIG. 5a




FIG. 5b





FIG. 6



INTERNATIONAL SEARCH REPORT

International application No.
PCT/KR2004/003249**A. CLASSIFICATION OF SUBJECT MATTER****IPC7 G06F 11/00**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7 G06F11

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Korean Patents and applications for inventions since 1975, Korean Utility models and applications for Utility models since 1975,
Japanese Utility models and applications for Utility models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

D/B : eKIPASS, ESPACENET

keyword : checksum calculation, RFC1071, 1's complement

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5912909 A (NCR CORP.) 15 Jun. 1999 See abstract, fig2	1-18
A	US 5701316 A (UNISYS CORP.) 23 Dec. 1997 See abstract, fig6,12	1-18
A	US 5960012 A (SUN MICROSYSTEMS INC.) 28 Sep. 1999 See abstract, fig1-3	1-18
A	JP 06-259268 A (FUJI XEROX CO. LTD.) 16 Sep. 1994 See abstract, fig1,4	1-18



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

28 JANUARY 2005 (28.01.2005)

Date of mailing of the international search report

28 JANUARY 2005 (28.01.2005)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
920 Dunsan-dong, Seo-gu, Daejeon 302-701,
Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KIM, Yong Jae

Telephone No. 82-42-481-5674

